Mohammadreza Najafi
Mohammad Sadoghi
Hans-Arno Jacobsen
Abstract
In this work, we demonstrate Flexible Query Processor (FQP), an online reconfigurable event stream query processor. FQP is an FPGA-based query processor that supports select, project and join queries over event streams at line rate. While processing incoming events, FQP can accept new query expressions, a key distinguishing characteristic from related approaches employing FPGAs for acceleration. Our solution aims to address performance limitations experienced with general purpose processors needing to operate at line rate and lack of on the fly reconfigurability with custom designed hardware solutions on FPGAs.
- J. Cong and K. Minkovich. Optimality study of logic synthesis for LUT-Based FPGAs. IEEE TCAD'07. Google Scholar
- C. Cranor, T. Johnson, O. Spataschek, and V. Shkapenyuk. Gigascope: a stream database for network applications. In SIGMOD'03. Google Scholar
- H.-A. Jacobsen, V. Muthusamy, and G. Li. The PADRES event processing network: Uniform querying of past and future events. it - Information Technology'09.Google Scholar
- R. Mueller, J. Teubner, and G. Alonso. Streams on wires: a query compiler for FPGAs. PVLDB'09. Google Scholar
- M. Sadoghi, R. Javed, N. Tarafdar, H. Singh, R. Palaniappan, and H.-A. Jacobsen. Multi-query stream processing on FPGAs. In ICDE'12. Google Scholar
- M. Sadoghi, M. Labrecque, H. Singh, W. Shum, and H.-A. Jacobsen. Efficient event processing through reconfigurable hardware for algorithmic trading. PVLDB'10. Google Scholar
- J. Teubner and R. Mueller. How soccer players would do stream joins. In SIGMOD'11. Google Scholar
- J. Teubner, L. Woods, and C. Nie. Skeleton automata for FPGAs: reconfiguring without reconstructing. In SIGMOD'12. Google Scholar
Index Terms
- Flexible query processor on FPGAs
Recommendations
A Flexible-Length-Arithmetic Processor Based on FDFM Approach in FPGAs
CANDAR '15: Proceedings of the 2015 Third International Symposium on Computing and Networking (CANDAR)The main contribution of this paper is to present an intermediate approach of software and hardware using FPGAs. More specifically, we present a processor based on FDFM (Few DSP slices and Few Memory blocks) approach that supports arithmetic operations ...
The iDEA DSP Block-Based Soft Processor for FPGAs
Special Issue on 11th International Conference on Field-Programmable Technology (FPT'12) and Special Issue on the 7th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC'12)DSP blocks in modern FPGAs can be used for a wide range of arithmetic functions, offering increased performance while saving logic resources for other uses. They have evolved to better support a plethora of signal processing tasks, meaning that in other ...
Embedded supercomputing in FPGAs with the VectorBlox MXP matrix processor
CODES+ISSS '13: Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System SynthesisEmbedded systems frequently use FPGAs to perform highly parallel data processing tasks. However, building such a system usually requires specialized hardware design skills with VHDL or Verilog. Instead, this paper presents the VectorBlox MXP Matrix ...
Comments